

Operating Systems

Lecture 11: Memory Virtualisation Segmentation + Paging

Nipun Batra

Aug 25, 2018

CS stories

**What inspired you to create
C++?**

bt bigthink.com/bjarnestroustrup

CS stories

**What inspired you to create
C++?**

bt bigthink.com/bjarnestroustrup

CS Stories

Revision

Revision

1. Base & Bounds for Relocation

Revision

1. Base & Bounds for Relocation
 1. Dynamic

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?
 5. When is base & bounds setup?

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?
 5. When is base & bounds setup?
 6. What happens if $VA > \text{bounds}$?

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?
 5. When is base & bounds setup?
 6. What happens if $VA > \text{bounds}$?
 7. Pros - fast?

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?
 5. When is base & bounds setup?
 6. What happens if $VA > \text{bounds}$?
 7. Pros - fast?
 8. Cons - need _____ block of memory, leads to:

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?
 5. When is base & bounds setup?
 6. What happens if $VA > \text{bounds}$?
 7. Pros - fast?
 8. Cons - need _____ block of memory, leads to:
 1. Internal fragmentation

Revision

1. Base & Bounds for Relocation
 1. Dynamic
 2. Base - Start of address space in physical memory
 3. Bounds - Range
 4. VA starts with address?
 5. When is base & bounds setup?
 6. What happens if $VA > \text{bounds}$?
 7. Pros - fast?
 8. Cons - need _____ block of memory, leads to:
 1. Internal fragmentation
 2. External fragmentation

1. Segmentation

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____
 3. _____

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____
 3. _____
5. Check: $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound.}$

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____
 3. _____
5. Check: $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound.}$
6. Translate: $\text{Physical Address} = (\text{V.A.} - \text{Segment Start}) + \text{Segment Base Pros}$ - fast?

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____
 3. _____
5. Check: $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound.}$
6. Translate: $\text{Physical Address} = (\text{V.A.} - \text{Segment Start}) + \text{Segment Base Pros}$ - fast?
7. Cons - need _____ block of memory, leads to:

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____
 3. _____
5. Check: $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound.}$
6. Translate: $\text{Physical Address} = (\text{V.A.} - \text{Segment Start}) + \text{Segment Base Pros}$ - fast?
7. Cons - need _____ block of memory, leads to:
 1. Internal fragmentation

1. Segmentation

1. Motivation - overcome some of the cons of Base & Bounds
2. Each segment has its own base & bounds
3. Total # of registers required = _____
4. Each segment can have its own :
 1. _____
 2. _____
 3. _____
5. Check: $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound.}$
6. Translate: $\text{Physical Address} = (\text{V.A.} - \text{Segment Start}) + \text{Segment Base Pros}$ - fast?
7. Cons - need _____ block of memory, leads to:
 1. Internal fragmentation
 2. External fragmentation

Segmentation Example

Kernel

CPU

MMU

Physical Memory

Virtual Address
0x100




Segmentation Example

Kernel

CPU

MMU


Virtual Address
0x100



Physical Memory




Segmentation Example




Physical Memory




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example



Segmentation Example



Segmentation Example



Segmentation Example

Kernel

CPU

MMU

Physical Memory

Virtual Address
0x2400




Segmentation Example

Kernel

CPU

MMU

Virtual Address
0x2400



Physical Memory




Segmentation Example




Physical Memory




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example




Segmentation Example



Segmentation Example



Segmentation Example



Segmentation Example

Kernel

CPU

MMU

Physical Memory

Virtual Address
0x2700




Segmentation Example

Kernel

CPU

MMU

Virtual Address
0x2700



Physical Memory




Segmentation Example




Physical Memory



Segmentation Example



Segmentation Example



Segmentation Example




VA start: 0x0000
Base : 0X1000
Bounds: 0X0300

VA start: 0x2000
Base : 0X3000
Bounds: 0X0600

Physical Memory




Segmentation Example




Check: Segment Start < V.A. < Segment Start + Segment Bound.



Segmentation Example



Segmentation Example




Check: Segment Start < V.A. < Segment Start + Segment Bound.




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space





Segment Reference

Virtual
Address
Space



Segment Reference

Virtual
Address
Space





← Most significant 2 bits
-> Which Segment

$$\text{Segment} = (\text{VA} \& \text{SEG_MASK}) \gg \text{SEG_SHIFT}$$

Segment Reference

Virtual
Address
Space




← Most significant 2 bits
-> Which Segment

Segment = (VA & SEG_MASK) >> SEG_SHIFT

Segment = (VA & 11 0000 0000 0000) >> 12

Segment Reference




00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111

Segment = (VA & 11 0000 0000 0000) >> 12

11	1000	0000	0000
11	1111	1111	1111


Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12




Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12




Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12



Segment Reference




00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111

Segment = (VA & 11 0000 0000 0000) >> 12

11	1000	0000	0000
11	1111	1111	1111


Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12




Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12




Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12





Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12




Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) >> 12$$



Segment Reference




00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111

Segment = (VA & 11 0000 0000 0000) >> 12

11	1000	0000	0000
11	1111	1111	1111

Segment Reference





00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111


Segment = (VA & 11 0000 0000 0000) >> 12

11	1000	0000	0000
11	1111	1111	1111


Segment Reference




Segment = (VA & 11 0000 0000 0000) >> 12



Segment Reference





Segment = (VA & 11 0000 0000 0000) >> 12



Segment Reference


&



Segment = (VA & 11 0000 0000 0000) >> 12



Segment Reference




00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111

Segment = (VA & 11 0000 0000 0000) >> 12

11	1000	0000	0000
11	1111	1111	1111


Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) >> 12$$




Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \>\>12$$




Segment Reference




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space





Segment Reference

Virtual
Address
Space



Segment Reference

Virtual
Address
Space





← Offset

$$\text{Offset} = \text{VA} \& \text{OFF_Mask}$$

Segment Reference


Virtual
Address
Space



← Offset

$$\text{Offset} = \text{VA} \& \text{OFF_Mask}$$
$$\text{Offset} = \text{VA} \& 1111\ 1111\ 1111$$

Segment Reference




00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111


Offset = VA & OFF_Mask

11	1000	0000	0000
11	1111	1111	1111

Segment Reference




Segment Reference



Offset = VA & OFF_Mask



Segment Reference




00	0000	0000	0000
00	0111	1111	1111
01	0000	0000	0000
01	0111	1111	1111



Offset = VA & OFF_Mask

11	1000	0000	0000
11	1111	1111	1111

Segment Reference





Segment Reference



Offset = VA & OFF_Mask




Segment Reference



Offset = VA & OFF_Mask




Segment Reference



Offset = VA & OFF_Mask




Segment Reference




Offset = VA & OFF_Mask



Segment Reference



Segment Reference




Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference




Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference




Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K

11	1000	0000	0000
11	1111	1111	1111

Segment Reference




Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K

11	1000	0000	0000
11	1111	1111	1111

Segment Reference

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

$PA = Base[Segment] + Offset$

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

$PA = Base[Segment] + Offset$
 $= 28K + 1100\ 0000\ 0000b$

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

$PA = Base[Segment] + Offset$
 $= 28K + 1100\ 0000\ 0000b$
 $= 28K + 3\ K = 31K$

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

PA = Base[Segment] + Offset
= 28K + 1100 0000 0000b
= 28K + 3 K = 31K
!=27K

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

$$\begin{aligned}
 \text{PA} &= \text{Base}[\text{Segment}] + \text{Offset} \\
 &= 28\text{K} + 1100\ 0000\ 0000\text{b} \\
 &= 28\text{K} + 3\ \text{K} = 31\text{K} \\
 &\neq 27\text{K}
 \end{aligned}$$

15K VA -> 27K PA




Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

Take 2

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K




Segment Reference

Take 2

$PA = Base[Segment] - Offset$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K




Segment Reference

Take 2

$PA = Base[Segment] - Offset$
 $= 28K - 1100\ 0000\ 0000b$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K




Segment Reference

Take 2

$$\begin{aligned}
 \text{PA} &= \text{Base}[\text{Segment}] - \text{Offset} \\
 &= 28\text{K} - 1100\ 0000\ 0000\text{b} \\
 &= 28\text{K} - 3\ \text{K} = 25\ \text{K}
 \end{aligned}$$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K




Segment Reference

Take 2

$$\begin{aligned} \text{PA} &= \text{Base}[\text{Segment}] - \text{Offset} \\ &= 28\text{K} - 1100\ 0000\ 0000\text{b} \\ &= 28\text{K} - 3\text{K} = 25\text{K} \\ &\neq 27\text{K} \end{aligned}$$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K




Segment Reference

Take 2

$$\begin{aligned} \text{PA} &= \text{Base}[\text{Segment}] - \text{Offset} \\ &= 28\text{K} - 1100\ 0000\ 0000\text{b} \\ &= 28\text{K} - 3\text{K} = 25\text{K} \\ &\neq 27\text{K} \end{aligned}$$

15K VA -> 27K PA



Segment Register


Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Reference

15K VA -> 27K PA

1100 0000 0000



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K

11 1000 0000 0000


11 1111 1111 1111

Segment Reference

Take 3

15K VA -> 27K PA

1100 0000 0000



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K

11 1000 0000 0000

11 1111 1111 1111


Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$

15K VA -> 27K PA

1100 0000 0000



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K

11 1000 0000 0000



11 1111 1111 1111

Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$
 $= 28K + (-01\ 0000\ 0000)b$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$
 $= 28K + (-01\ 0000\ 0000)b$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$$
$$= 28K + (-01\ 0000\ 0000)_b$$
$$= 28K - 1\ K = 27\ K$$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$$
$$= 28K + (-01\ 0000\ 0000)_b$$
$$= 28K - 1\ K = 27\ K$$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K





Segment Reference

Take 3

$PA = Base[Segment] + Offset - Offset \text{ (for first address)}$
 $= 28K + (-01\ 0000\ 0000)_b$
 $= 28K - 1\ K = 27\ K$

15K VA -> 27K PA



Segment Register

Segment	Base	Size
Code	32K	2K
Heap	34K	2K
Stack	28K	2K



Segment Registers with Negative Growth

Segment	Base	Size	Grows Positive?
Code	32K	2K	1
Heap	34K	2K	1
Stack	28K	2K	0

Sharing Support

Segment	Base	Size	Grows Positive?	Protection
Code	32K	2K	1	Read-Execute
Heap	34K	2K	1	Read-Write
Stack	28K	2K	0	Read-Write

Sharing Support

Why would you share code across processes?

Segment	Base	Size	Grows Positive?	Protection
Code	32K	2K	1	Read-Execute
Heap	34K	2K	1	Read-Write
Stack	28K	2K	0	Read-Write

Sharing Support

Why would you share code across processes?

Segment	Base	Size	Grows Positive?	Protection
Code	32K	2K	1	Read-Execute
Heap	34K	2K	1	Read-Write
Stack	28K	2K	0	Read-Write

Sharing Support

Why would you share code across processes?

- Exact copy of process?

Segment	Base	Size	Grows Positive?	Protection
Code	32K	2K	1	Read-Execute
Heap	34K	2K	1	Read-Write
Stack	28K	2K	0	Read-Write

Sharing Support

Why would you share code across processes?

- Exact copy of process?
- Same physical address space for 2 virtual code segments?

Segment	Base	Size	Grows Positive?	Protection
Code	32K	2K	1	Read-Execute
Heap	34K	2K	1	Read-Write
Stack	28K	2K	0	Read-Write

OS Support for Segmentation

OS Support for Segmentation

- Context switch?

OS Support for Segmentation

- Context switch?
 - Store and restore segment registers

OS Support for Segmentation

- Context switch?
 - Store and restore segment registers
- Manage free space

OS Support for Segmentation

- Context switch?
 - Store and restore segment registers
- Manage free space
 - Allocate and de-allocate upon creation/
termination

OS Support for Segmentation

- Context switch?
 - Store and restore segment registers
- Manage free space
 - Allocate and de-allocate upon creation/termination
 - **Compaction/Defragmentation**

Segmentation Pros

Segmentation Pros

1. Still fairly simple:

Segmentation Pros

1.

1. Protection (Segment Exists): N comparisons for N segments.

Segmentation Pros

1.

1.

2. Translation: one addition. (Once segment located.)

Segmentation Pros

1.

1.

2.

2. Can organize and protect regions of memory appropriately.

Segmentation Pros

1.

1.

2.

2.

3. Better fit for address spaces leading to less internal fragmentation

Segmentation Cons

Segmentation Cons

1. Still requires entire segment be contiguous in memory!

Segmentation Cons

1.

2. Potential for external fragmentation due to segment contiguity.

Thought Experiment

Thought Experiment

1. Large contiguous memory causes problems

Thought Experiment

1.

1. What happens if we map every byte of VA to a byte of PA?

Thought Experiment

1.

1.

1.Reduces fragmentation?

Thought Experiment

1.

1.

1.

1.External?

Thought Experiment

1.

1.

1.

1.

2.Internal?

Thought Experiment

1.

1.

1.

1.

2.

2. How much space needed per-process to store mapping?

Thought Experiment

1.

1.

1.

1.

2.

2.

2.Middle ground?

Thought Experiment

1. Large contiguous memory causes problems

1. What happens if we map every byte of VA to a byte of PA?

1. Reduces fragmentation?


1. External?

2. Internal?


2. How much space needed per-process to store mapping?

2. Middle ground?

Paging!



Paging!



Property of Columbia Pictures.
Any sale or duplication is strictly prohibited.

Paging - Divide em up

Paging - Divide em up

64 bytes address space

Paging - Divide em up

64 bytes address space

Paging - Divide em up

64 bytes address space

- 4 pages

Paging - Divide em up

64 bytes address space

- 4 pages
- 16 bytes/page

Paging - Divide em up


64 bytes address space

- 4 pages
- 16 bytes/page

Paging - Divide em up


64 bytes address space

- 4 pages
- 16 bytes/page





Paging - Divide the Physical Memory too!


Paging - Divide the Physical Memory too!




Paging - Divide the Physical Memory too!




Paging - Divide the Physical Memory too!




Paging - Divide the Physical Memory too!



Paging - Divide the Physical Memory too!



Paging - Divide the Physical Memory too!



Page Table

Page Table

- 1.Data structure for storing the mapping between Virtual Page and Physical Page/Frame

Page Table

1.

2.VP0 -> PF3 ...

Page Table

1.

2.

3. Per-process ...

Page Table

- 1.Data structure for storing the mapping between Virtual Page and Physical Page/Frame
- 2.VP0 -> PF3 ...
- 3.Per-process ...

Page Table

64 bytes require 6 bits to represent

Page Table

000000

64 bytes require 6 bits to represent

Page Table

000000

64 bytes require 6 bits to represent


111111

Page Table

000000

64 bytes require 6 bits to represent

111111



Page Table

000000

64 bytes require 6 bits to represent


111111

(page 0 of the address space)

(page 1)

(page 2)

(page 3)



Page Table


64 bytes require 6 bits to represent

(page 0 of the address space)

(page 1)


(page 2)

(page 3)



Page Table

64 bytes require 6 bits to represent



Example

```
movl 21, %eax
```


Example

`movl 21, %eax`

010101

Example

`movl 21, %eax`



010101


Example

`movl 21, %eax`





Example

movl 21, %eax





Example

movl 21, %eax





Example

movl 21, %eax



Example

movl 21, %eax




Example

movl 21, %eax

VPN | Offset


010101

1110101




Example

movl 21, %eax





Example

movl 21, %eax




Example

movl 21, %eax



Address Translation Summary



Page Table Storage

Page Table Storage

- Let's consider 32 bit address space

Page Table Storage

-
- 32 bit address space with 4 KB pages

Page Table Storage

-
-
- 4 KB pages -> ____ bits?

Page Table Storage

-
-
-
- 12 bits Offset

Page Table Storage

-
-
-
-
- Remaining bits = $32 - 12 = 20$

Page Table Storage

-
-
-
-
-
- 20 bit VPN

Page Table Storage

-
-
-
-
-
-
- # pages = 2^{20}

Page Table Storage

-
-
-
-
-
-
-
- # translations required = _____

Page Table Storage

-
-
-
-
-
-
-
-
- 2^{20}

Page Table Storage

- 4 bytes per translation $\rightarrow 4 * 2^{20} \text{ MB} = 4 \text{ MB/}$
process

Page Table Storage

Page Table Storage

- Let's consider 32 bit address space

Page Table Storage

-
- 32 bit address space with 8 KB pages (previously 4 KB)

Page Table Storage

-
-
- 8 KB pages -> ____ bits?

Page Table Storage

-
-
-
- 13 bits Offset

Page Table Storage

-
-
-
-
- Remaining bits = $32 - 13 = 19$

Page Table Storage

-
-
-
-
-
- 19 bit VPN

Page Table Storage

-
-
-
-
-
-
- # pages = 2^{19}

Page Table Storage

-
-
- -
- -
 -
- # translations required = _____

Page Table Storage

-
-
-
-
-
-
-
-
- 2^{19}

Page Table Storage

- 4 bytes per translation $\rightarrow 4 * 2^{19} \text{ MB} = 2 \text{ MB/process}$

Page Table Storage

Page Table Storage

- Let's consider 32 bit address space

Page Table Storage

-
- 32 bit address space with 512 KB pages (previously 4 KB)

Page Table Storage

-
-
- 512 KB pages -> ____ bits?

Page Table Storage

-
-
-
- 19 bits Offset

Page Table Storage

-
-
-
-
- Remaining bits = $32 - 19 = 13$

Page Table Storage

-
-
-
-
-
- 13 bit VPN

Page Table Storage

-
-
-
-
-
-
- # pages = 2^{13}

Page Table Storage

-
-
- -
- -
 -
- # translations required = _____

Page Table Storage

-

-

-

-

-

-

-

-

- 2^{13}

Page Table Storage

-

-

-

-

-

-

-

-

-

- 4 bytes per translation $\rightarrow 4 * 2^{13}$

Page Size Tradeoffs?

Page Size Tradeoffs?

- Small size

Page Size Tradeoffs?

- - More # of translations

Page Size Tradeoffs?

-
- - More memory overhead/process

Page Size Tradeoffs?

- - - - Less chances of fragmentation

Page Size Tradeoffs?

•

•

•

•

- Large size


Page Size Tradeoffs?

- -
 -
 -
- - Less # of translations

Page Size Tradeoffs?


-
-
-
-
-
-
- Less memory overhead/process

Page Size Tradeoffs?

- 
- More chances of fragmentation

Page Table Storage


Linear page table



Page Table Storage

Not really stored on MMU


Linear page table



Page Table Storage

Not really stored on MMU
- In memory


Linear page table



Page Table Storage

Not really stored on MMU
- In memory

Linear page table




Page Table Storage

Not really stored on MMU


- In memory

Linear page table



Page Table Storage

Not really stored on MMU
- In memory




Page Table Storage

Not really stored on MMU


- In memory

Linear page table




Page Table Storage


Not really stored on MMU
- In memory



What's in the Page Table?



What's in the Page Table?



What else is in the Page Table?

What else is in the Page Table?

What else is in the Page Table?

- Protection bit : Read/Write/Execute?

What else is in the Page Table?

-
- Present bit: On Memory or HDD/SSD?

What else is in the Page Table?

-
-
- Reference bit: Is the page popular/being referenced?

What else is in the Page Table?

-
-
-
- Else?

What else is in the Page Table?

-
-
-
-
- Valid bit: Is translation valid?

What else is in the Page Table?

-
-
-
-
-
- Dirty bit: Modified since brought to memory?

What's coming

What's coming

- Cache them up!

What's coming

-
- OS memory management

What's coming

-
-
- Optimised data structure for storing page tables

What's coming

-
-
-
- Page table for a page table

What's coming

- Cache them up!
- OS memory management
- Optimised data structure for storing page tables
 - Page table for a page table

What's coming

- Cache them up!
- OS memory management
- Optimised data structure for storing page tables
 - Page table for a page table

