

Operating Systems

Memory Virtualisation

Base & Bounds + Segmentation

Nipun Batra

General Address Translation

Kernel

CPU

MMU

Physical Memory



General Address Translation

Kernel

CPU

MMU

Physical Memory

Virtual Address



General Address Translation

Kernel

CPU

MMU

Physical Memory

Virtual Address
0x10102030



General Address Translation


Kernel

CPU

MMU

Physical Memory

Virtual Address
0x10102030



General Address Translation



Physical Memory




General Address Translation



Physical Memory




General Address Translation



Physical Memory




General Address Translation




Physical Memory



General Address Translation




General Address Translation



What if you want to translate same virtual address again?




General Address Translation



What if you want to translate same virtual address again?



General Address Translation




What if you want to translate same virtual address again?

Cache!!



General Address Translation



What do you do with cache if there is a context switch?



Dynamic (Hardware-based) Relocation Base & Bounds

Kernel

CPU

MMU

Physical Memory



Dynamic (Hardware-based) Relocation Base & Bounds

Kernel

CPU

MMU

Physical Memory

Virtual Address



Dynamic (Hardware-based) Relocation Base & Bounds

Kernel

CPU

MMU

Physical Memory

Virtual Address

0x100



Dynamic (Hardware-based) Relocation Base & Bounds


Kernel

CPU

MMU

Virtual Address


0x100



Physical Memory



Dynamic (Hardware-based) Relocation Base & Bounds



Physical Memory




Dynamic (Hardware-based) Relocation Base & Bounds



Physical Memory




Dynamic (Hardware-based) Relocation Base & Bounds




Physical Memory




Dynamic (Hardware-based) Relocation Base & Bounds




Dynamic (Hardware-based) Relocation Base & Bounds




Dynamic (Hardware-based) Relocation Base & Bounds



Dynamic (Hardware-based) Relocation Base & Bounds




Dynamic (Hardware-based) Relocation Base & Bounds



1. When do you think base and bounds register will be set up?



Dynamic (Hardware-based) Relocation Base & Bounds



1. When do you think base and bounds register will be set up?
2. What happens when context is switched?



Dynamic (Hardware-based) Relocation

Dynamic (Hardware-based) Relocation

1. Base and Bound registers

Dynamic (Hardware-based) Relocation

1. Base and Bound registers
2. Allows:

Dynamic (Hardware-based) Relocation

1. Base and Bound registers
2. Allows:
 1. Place address space anywhere in memory (not just at location 0)


Dynamic (Hardware-based) Relocation

1. Base and Bound registers
2. Allows:
 1. Place address space anywhere in memory (not just at location 0)
 2. Ensures process only accesses its own space

Dynamic (Hardware-based) Relocation


Physical Address = Virtual Address + Base

Dynamic (Hardware-based) Relocation



$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$


Dynamic (Hardware-based) Relocation



$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$

Dynamic (Hardware-based) Relocation

1. Base




$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$

Dynamic (Hardware-based) Relocation

1. Base

1. OS decides where in physical address to load the address space




$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$

Dynamic (Hardware-based) Relocation

1. Base

1. OS decides where in physical address space


2. In previous example, base is?



$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$

Dynamic (Hardware-based) Relocation

1. Base
 1. OS decides where in physical address space to load the address space
 2. In previous example, base is?
 3. Ans: 32 KB



$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$

Example Revisited

```
128: movl 0x0(%ebx), %eax
```


Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB
4. Pop quiz - why is it called dynamic relocation?

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB
4. Pop quiz - why is it called dynamic relocation?
 1. Relocation happens at runtime

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB
4. Pop quiz - why is it called dynamic relocation?
 1. Relocation happens at runtime
 2. Can change the address even after creation

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB
4. Pop quiz - why is it called dynamic relocation?
 1. Relocation happens at runtime
 2. Can change the address even after creation
 3. Why would you do that? How would you do that?

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB
4. Pop quiz - why is it called dynamic relocation?
 1. Relocation happens at runtime
 2. Can change the address even after creation
 3. Why would you do that? How would you do that?

Example Revisited

```
128: movl 0x0(%ebx), %eax
```

1. PC points to 128
2. Fetch instruction :
 1. Physical Address = Base + Virtual Address = 32K + 128 = 32896
3. Execute load:
 1. Data resides in Virtual Address 15 KB
 2. Fetch data from 32 KB + 15 KB = 47 KB
4. Pop quiz - why is it called dynamic relocation?
 1. Relocation happens at runtime
 2. Can change the address even after creation
 3. Why would you do that? How would you do that?

Bounds register

Goals of OS for Memory Virtualisation

1. Transparency
 1. Virtual memory is invisible to user program
 2. Program thinks it has own private large memory
2. Efficiency
 1. Not taking very long
 2. Not taking too much space
3. Protection/Isolation
 1. Protect processes from each other

Bounds register

Goals of OS for Memory Virtualisation

1. Transparency
 1. Virtual memory is invisible to user program
 2. Program thinks it has own private large memory
2. Efficiency
 1. Not taking very long
 2. Not taking too much space
3. Protection/Isolation
 1. Protect processes from each other

Bounds register

Bounds register

1. Checks if memory reference is within bounds

Bounds register

1. Checks if memory reference is within bounds
2. Pop Quiz: What's the bound in our example?

Bounds register

1. Checks if memory reference is within bounds
2. Pop Quiz: What's the bound in our example?
 1. Ans : 16 KB

Bounds register

1. Checks if memory reference is within bounds
2. Pop Quiz: What's the bound in our example?
 1. Ans : 16 KB
3. Incorrect virtual address : Terminate!


Bounds register

1. Checks if memory reference is within bounds
2. Pop Quiz: What's the bound in our example?
 1. Ans : 16 KB
3. Incorrect virtual address : Terminate!


Bounds register

1. Checks if memory reference is within bounds
2. Pop Quiz: What's the bound in our example?
 1. Ans : 16 KB
3. Incorrect virtual address : Terminate!


Dynamic (Hardware-based) Relocation Base & Bounds




Dynamic (Hardware-based) Relocation Base & Bounds



Dynamic (Hardware-based) Relocation Base & Bounds



Dynamic (Hardware-based) Relocation Base & Bounds



Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	
Base/bounds registers	
Ability to translate virtual addresses and check if within bounds	
Privileged instruction(s) to update base/bounds	
Privileged instruction(s) to register exception handlers	
Ability to raise exceptions	

Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	<i>Needed to prevent user-mode processes from executing privileged operations</i>
Base/bounds registers	
Ability to translate virtual addresses and check if within bounds	
Privileged instruction(s) to update base/bounds	
Privileged instruction(s) to register exception handlers	
Ability to raise exceptions	

Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	<i>Needed to prevent user-mode processes from executing privileged operations</i>
Base/bounds registers	<i>Need pair of registers per CPU to support address translation and bounds checks</i>
Ability to translate virtual addresses and check if within bounds	
Privileged instruction(s) to update base/bounds	
Privileged instruction(s) to register exception handlers	
Ability to raise exceptions	

Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	<i>Needed to prevent user-mode processes from executing privileged operations</i>
Base/bounds registers	<i>Need pair of registers per CPU to support address translation and bounds checks</i>
Ability to translate virtual addresses and check if within bounds	<i>Circuitry to do translations and check limits; in this case, quite simple</i>
Privileged instruction(s) to update base/bounds	
Privileged instruction(s) to register exception handlers	
Ability to raise exceptions	

Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	<i>Needed to prevent user-mode processes from executing privileged operations</i>
Base/bounds registers	<i>Need pair of registers per CPU to support address translation and bounds checks</i>
Ability to translate virtual addresses and check if within bounds	<i>Circuitry to do translations and check limits; in this case, quite simple</i>
Privileged instruction(s) to update base/bounds	<i>OS must be able to set these values before letting a user program run</i>
Privileged instruction(s) to register exception handlers	
Ability to raise exceptions	

Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	<i>Needed to prevent user-mode processes from executing privileged operations</i>
Base/bounds registers	<i>Need pair of registers per CPU to support address translation and bounds checks</i>
Ability to translate virtual addresses and check if within bounds	<i>Circuitry to do translations and check limits; in this case, quite simple</i>
Privileged instruction(s) to update base/bounds	<i>OS must be able to set these values before letting a user program run</i>
Privileged instruction(s) to register exception handlers	<i>OS must be able to tell hardware what code to run if exception occurs</i>
Ability to raise exceptions	

Hardware Requirement for Dynamic Relocation

Hardware Requirements	Notes
Privileged mode	<i>Needed to prevent user-mode processes from executing privileged operations</i>
Base/bounds registers	<i>Need pair of registers per CPU to support address translation and bounds checks</i>
Ability to translate virtual addresses and check if within bounds	<i>Circuitry to do translations and check limits; in this case, quite simple</i>
Privileged instruction(s) to update base/bounds	<i>OS must be able to set these values before letting a user program run</i>
Privileged instruction(s) to register exception handlers	<i>OS must be able to tell hardware what code to run if exception occurs</i>
Ability to raise exceptions	<i>When processes try to access privileged instructions or out-of-bounds memory</i>

OS Responsibilities for Dynamic Relocation

OS Responsibilities for Dynamic Relocation

1. Memory Management :

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes
 2. Reclaim memory from terminated process

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes
 2. Reclaim memory from terminated process
 3. Manage memory via free list

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes
 2. Reclaim memory from terminated process
 3. Manage memory via free list
2. Base/Bound management :

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes
 2. Reclaim memory from terminated process
 3. Manage memory via free list
2. Base/Bound management :
 1. Set base/bound upon context switch

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes
 2. Reclaim memory from terminated process
 3. Manage memory via free list
2. Base/Bound management :
 1. Set base/bound upon context switch
3. Exception handling :

OS Responsibilities for Dynamic Relocation

1. Memory Management :
 1. Allocate memory for new processes
 2. Reclaim memory from terminated process
 3. Manage memory via free list
2. Base/Bound management :
 1. Set base/bound upon context switch
3. Exception handling :
 1. Terminate offending process

Base & Bounds : Pros

Base & Bounds : Pros

1. Simple : Hardware only needs to know base & bounds

Base & Bounds : Pros

1. Simple : Hardware only needs to know base & bounds
2. Relatively fast :

Base & Bounds : Pros

1. Simple : Hardware only needs to know base & bounds
2. Relatively fast :
 1. Protection : 1 comparison (bound)


Base & Bounds : Pros

1. Simple : Hardware only needs to know base & bounds
2. Relatively fast :
 1. Protection : 1 comparison (bound)
 2. Translation : 1 addition

Base & Bounds : Cons

Base & Bounds : Cons


Base
Base + Bound



Base & Bounds : Cons

1. Contiguous block of memory needed in physical memory


Base
Base + Bound



Base & Bounds : Cons

1. Contiguous block of memory needed in physical memory
 1. Internal fragmentation


Base
Base + Bound




Base & Bounds : Cons

1. Contiguous block of memory needed in physical memory
 1. Internal fragmentation
 2. External fragmentation

Base
Base + Bound




Segmentation




Segmentation

Base for Code
Base + Bound
for Code




Segmentation


Base for Code
Base + Bound
for Code



Segmentation




Segmentation




Segmentation

Base for Heap
Base + Bound
for Heap




Segmentation


Base for Heap
Base + Bound
for Heap




Segmentation



Segmentation




Segmentation




Base + Bound for
Stack
Base for Stack

Segmentation



Segmentation



Segmentation

Segmentation

1. Multiple bases and bounds per process. Each of them called a segment.

Segmentation

1. Multiple bases and bounds per process. Each of them called a segment.
 1. Each segment can have own size

Segmentation

1. Multiple bases and bounds per process. Each of them called a segment.
 1. Each segment can have own size
 2. Each segment can have own permissions:

Segmentation

1. Multiple bases and bounds per process. Each of them called a segment.
 1. Each segment can have own size
 2. Each segment can have own permissions:
 1. Code would be?

Segmentation

1. Multiple bases and bounds per process. Each of them called a segment.
 1. Each segment can have own size
 2. Each segment can have own permissions:
 1. Code would be?
 3. Each segment can have direction of growth!

Segmentation : Mini Guide (TLDR version)

Segmentation : Mini Guide (TLDR version)

1. Each segment has:

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)
 2. Base physical address

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)
 2. Base physical address
 3. Bound

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)
 2. Base physical address
 3. Bound
2. **Check:** Virtual Address is OK if it inside some segment, or for some segment:

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)
 2. Base physical address
 3. Bound
2. **Check:** Virtual Address is OK if it inside some segment, or for some segment:
 1. $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound}.$

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)
 2. Base physical address
 3. Bound
2. **Check:** Virtual Address is OK if it inside some segment, or for some segment:
 1. $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound}$.
3. **Translate:** For the segment that contains this virtual address:

Segmentation : Mini Guide (TLDR version)

1. Each segment has:
 1. Start virtual address (VA)
 2. Base physical address
 3. Bound
2. **Check:** Virtual Address is OK if it inside some segment, or for some segment:
 1. $\text{Segment Start} < \text{V.A.} < \text{Segment Start} + \text{Segment Bound}$.
3. **Translate:** For the segment that contains this virtual address:
 1. $\text{Physical Address} = (\text{V.A.} - \text{Segment Start}) + \text{Segment Base}$

Segmentation Example

Kernel

CPU

MMU

Physical Memory

Virtual Address

0x100



Segmentation Example


Kernel

CPU

MMU

Virtual Address

0x100



Physical Memory



Segmentation Example



Physical Memory




Segmentation Example



Physical Memory




Segmentation Example




Physical Memory



Segmentation Example




Segmentation Example



Check: Segment Start < V.A. < Segment Start + Segment Bound.



Segmentation Example




Check: Segment Start < V.A. < Segment Start + Segment Bound.

Check: 0x000 < 0x0100 < 0x0300



Segmentation Example




Check: Segment Start < V.A. < Segment Start + Segment Bound.

Check: 0X000 < 0X0100 < 0X300 



Segmentation Example




Check: Segment Start < V.A. < Segment Start + Segment Bound.

Check: 0x000 < 0x0100 < 0x0300 

Physical Address = (V.A. - Segment Start) + Segment Base



Segmentation Example



Check: Segment Start < V.A. < Segment Start + Segment Bound.


Check: 0x0000 < 0x0100 < 0x0300 

Physical Address = (V.A. - Segment Start) + Segment Base

Physical Address = (0x0100 - 0x0000) + 0x1000



Segmentation Example



Segmentation Example

Kernel

CPU

MMU

Physical Memory

Virtual Address

0x2400



Segmentation Example


Kernel

CPU

MMU

Virtual Address

0x2400



Physical Memory



Segmentation Example



Physical Memory




Segmentation Example



Physical Memory




Segmentation Example




Physical Memory




Segmentation Example




Physical Memory



Segmentation Example




Physical Memory




Check: Segment Start < V.A. < Segment Start + Segment Bound.

Segmentation Example




Physical Memory



Check: Segment Start < V.A. < Segment Start + Segment Bound.

Check: 0X2000 < 0X2400 < 0X2000 + 0X600

Segmentation Example



Kernel

CPU

MMU

Physical Memory

Virtual Address
0x2400

VA start: 0x2000
Base : 0X3000
Bounds: 0X0600

Check: Segment Start < V.A. < Segment Start + Segment Bound.


Check: 0X2000 < 0X2400 < 0X2000 + 0X600




0X3000

0X3000 + 0X600

Segmentation Example



Physical Memory




Check: Segment Start < V.A. < Segment Start + Segment Bound.

Check: 0X2000 < 0X2400 < 0X2000 + 0X600




Physical Address = (V.A. - Segment Start) + Segment Base

Segmentation Example



Segmentation Example



Segmentation Example

Kernel

CPU

MMU

Physical Memory

Virtual Address

0x2700



Segmentation Example


Kernel

CPU

MMU

Virtual Address

0x2700



Physical Memory



Segmentation Example



Physical Memory




Segmentation Example




Physical Memory



Segmentation Example



Segmentation Example



Virtual Address
0x2700


VA start: 0x0000
Base : 0X1000
Bounds: 0X0300

VA start: 0x2000
Base : 0X3000
Bounds: 0X0600

Physical Memory



Segmentation Example




Virtual Address
0x2700

Check: Segment Start < V.A. < Segment Start + Segment Bound.



Segmentation Example




Virtual Address
0x2700



Check: Segment Start < V.A. < Segment Start + Segment Bound.



Segmentation Example



Virtual Address
0x2700




Check: Segment Start < V.A. < Segment Start + Segment Bound.

SEGMENTATION FAULT




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space





Segment Reference

Virtual
Address
Space





Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space




Segment Reference

Virtual
Address
Space





Segment Reference

Virtual
Address
Space



Segment Reference

Virtual Address Space





← Most significant 2 bits
-> Which Segment

$$\text{Segment} = (\text{VA} \& \text{SEG_MASK}) \gg \text{SEG_SHIFT}$$

Segment Reference

Virtual Address Space




← Most significant 2 bits
-> Which Segment

$$\text{Segment} = (\text{VA} \& \text{SEG_MASK}) \gg \text{SEG_SHIFT}$$

$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$


Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$




Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$




Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$




Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$




Segment Reference



Segment = (VA & 11 0000 0000 0000) >> 12




Segment Reference



$$\text{Segment} = (VA \ \& \ 11\ 0000\ 0000\ 0000) \ \gg \ 12$$




Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$






Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$



Segment Reference





$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$



Segment Reference

&





$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$



Segment Reference

&




$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$



Segment Reference



&



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$





Segment Reference




$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$



Segment Reference



Segment = Heap



$$\text{Segment} = (\text{VA} \& 11\ 0000\ 0000\ 0000) \gg 12$$

